TriCore 概述
TC 1.3 TC 1.3.1 TC 1.6 TC 1.6P"#
$ %&
TC 1.6E'
$ %(&
Architecture )*+
, !
)*+
, !
)*+
, !
)*+
, !
)*
, !
Max. Frequency -.,/ 0.,/ .,/ .,/ .,/
Pipeline stages 1 1 % % 1
DMIPS / MHz 2-- 2%0 23 23 14
Instruction cache 55 2
-%)*
55 2
-%)*
6+5
2-%)*
55 2
-%)*
55 2
-%)*
Data cache 7+#
!+
55
0)*
6+5
-%)*
55
-%)*
1!*+8
55
-%)*
HW int. division
unit
7 7 9 9 9
MAC units !+%:%#+ !+%:#+ !+%:#+ !+%:#+ !+%:#+
FPU ($)*& ($)*& ($)*& ($)*& ($)*&
FPU performance 2%%6;<= 2%%6;<= 6;<=
$!&
6;<=
$!&
6;<=$!&
User modes (+ 2+2+ (+ 2+2+ (+ 2+2+
(+ 2+2+
(+ 2+2+
Memory
protection
$ !,>
*?&
1
$ !,>
*?&
1
$,>
*?&
1
$,>
*?&
1
$,>
*?&
Instruction set %=*+ %=*+ %=*+ %=*+ %=*+
Compatibility #* #* #* %#* %#*
Other features
*!
!#*
!
@!*
)!$*
!
*+8&
A++
("+
A+*
5+#
#/!
("+
Status !+$+!)7& !+$+!6++& A #"B# A #"%-# A #"%-#
ychbcdq2019-03-14不错，5分有点贵
